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Abstract
Capacitive displacement sensors are currently used in high-resolution non-contact
displacement measurements such as wafer thickness and flatness. Currently these
sensors are fabricated from discrete mechanical and electrical parts, with a triaxial
cable connecting the sensor electrode at the mechanical sensor head to the sense elec-
tronics on a printed circuit board. By having an integrated front end located in close
proximity to the mechanical sensor, we expect to achieve nanometer-order resolution
with a precise digital representation of displacement as the output, through elimina-
tion of the triaxial cable. This is an improvement over the current sensors in terms of
performance and cost. The main tasks of the thesis work are low-noise capacitance
measurement circuitry design, high-resolution sigma-delta analog-to-digital converter
design based on switched-capacitor techniques, and fabrication of a prototype of the
design using a standard CMOS process.
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Chapter 1
Introduction
1.1 Motivation
The rapid evolution of the semiconductor industry, with emphasis on feature size re-
duction to achieve high performance circuits, demands the development of high preci-
sion displacement measurement systems for use in wafer steppers and mask aligners.
Such systems are also used in wafer flatness and thickness measurements [1, 2, 3]. Ca-
pacitive displacement measurement is frequently used for these measurements because
of the inherent contact-less nature of the process. The currently available sensors are
fabricated using discrete mechanical and electrical parts. Typically, electronics on
a printed circuit board drive a triaxial probe through a triaxial cable. The triaxial
electrodes on the probe are sense, guard and ground. The guard electrode is required
both to null the cable capacitance and to improve the probe linearity by terminating
fringe fields. Figure 1-1 [4] shows an example of such a capacitive displacement probe.
A number of problems are associated with the current approach. First, the assem-
bly process is challenging and expensive. The assembly of the probe triaxial structure
must be accurate and be reliably connected to the triaxial cable with no sense/guard
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sensor housing
guard
insulator
triax
Figure 1-1: Typical capacitive displacement probe (Figure taken from [4])
leakage. The probe sense electrodes must then be precision finished by grinding and
lapping to establish a smooth planar surface. Since the sensing electronics is sensitive
to femtofarads of capacitance change, the cable must be of a special fabrication to
avoid triboelectric charging effects which appear as noise when the cable is moved.
The cable is then connected to the sense electronics using a triaxial connector, which
is expensive and presents a reliability problem. In addition the cable is a strong source
of electrical noise pickup, especially at 60Hz. Finally the fabrication cost is high even
in volume production.
By going to an integrated solution, that is, by close integration of the sensor
electrodes and the sense electronics, preferably on the same substrate, the above
problems can be largely eliminated. A conversion circuit in close proximity to the
sensor electrodes can then be used to obtain equivalent digital representations of
the sensitive analog measurements. The assembly steps equivalent to those men-
tioned above, in particular the triaxial cable assembly, probe, and connectors, will
be eliminated, leading to lower cost, increased reliability, and increased resolution of
capacitive displacement sensing. Such improvements can lead to a much wider range
of applications for these sensors.
Examples of similar implementations include the integrated accelerometer widely
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employed in the auto industry [5, 6, 7, 8, 9, 10] in which micromachining enables the
construction of the sense element together with the electronics required for sensor
readout on the same substrate. Similarly the integrated pressure sensor [11, 12] is
yet another example. In these examples, sensors and actuators are placed in close
proximity with signal processing circuitry leveraging existing integrated circuit man-
ufacturing technology [13]. The most compelling reasons for such an approach is to
improve the performance and to lower cost. Often the change in the physical param-
eter, for instance the capacitance for an integrated accelerometer, is so tiny that it
can easily be corrupted by noise introduced by the readout circuitry as well as that
coupled via packaging, thus limiting the sensing system resolution. In addition, the
increased use of digital signal processing systems dictates a digital sensor output.
Consequently an integrated analog-to-digital conversion circuitry [5, 12] based on the
sigma-delta approach is favored due to the high resolution, band-limited requirements
for the conversion.
1.2 Objective
The objective of this thesis is to investigate the issues involved in the implementa-
tion of an integrated capacitive displacement sensor that can satisfy the following
specifications:
* digital output as a representation of displacement measured
* displacement range: 100 pm ±50 pm
* resolution: 1 part in a million (approximately 20 bits)
* bandwidth: 100Hz minimum
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The sensor presented in this thesis shows a promising implementation for an in-
tegrated capacitive displacement sensor fabricated using a standard CMOS process.
For the displacement ranges we are considering, the most common sensor currently
in use has an active circular sensing area with a diameter of 5 mm. The corresponding
capacitance has a range of approximately 1.15 pF to 3.48 pF in air, over the typical
measured range of 50 ,m to 150 ,m. With our target resolution being on the order of
0.1 nm, the change in capacitance to be measured is thus on the order of attofarads.
1.3 Highlights of the Project
Figure 1-2: Layout of our prototype chip
A prototype test chip was fabricated to demonstrate the feasibility of the integrated
capacitive displacement sensor concept. Figure 1-2 shows the layout of the die. In
CHAPTER 1. INTRODUCTION
addition, an analog test board, as shown in figure 1-3, was custom designed for
characterization and debug of our prototype chip. The test setup can be seen in
figure 1-4. The design of our prototype chip and its associated testing is presented in
the later chapters of this thesis.
Figure 1-3: Analog test board with prototype chip
1.4 Thesis Organization
Chapter 2 gives an overview of the current implementation of capacitive displacement
sensing. The different types of circuitry required to enable a readout of displacement
are also presented in this chapter.
The underlying concept of sigma-delta analog-to-digital conversion is presented in
Chapter 3. This conversion scheme allows us to achieve high resolution for a limited
bandwidth without the use of precision on-chip analog components.
Chapter 4 describes the characteristics of the folded cascode opamp, bias circuit
and switched capacitor common mode feedback scheme. This opamp forms the core of
our switched-capacitor-based analog-to-digital conversion and is crucial for achieving
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Figure 1-4: Test setup for prototype chip testing and debug
high performance.
The layout of the opamp is shown in chapter 5. Ideas for the incorporation of
the capacitance-to-voltage conversion circuitry into the analog-to-digital conversion
circuitry and their corresponding implementations are also presented.
Chapter 6 shows test results with our prototype chip. Chapter 7 concludes this
thesis with suggestions for future work.
Chapter
Capacitive Displacement Sensing
2.1 Introduction
Capacitive displacement measurement systems are currently employed in wafer flat-
ness and thickness measurements [1, 2, 3], where no contact with the target, in this
case the silicon wafer, is desired. In addition they also find applications in wafer
stepper stages [14] being the fine position sensors for closed loop positioning.
Probe with
Sense Area A
Guards
Displacement
d
Fixed "
Grounded Target
Figure 2-1: Ideal parallel plate capacitor model for displacement sensing
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These systems exploit the inverse relationship between the capacitance C and the
distance d between the two conducting plates of an ideal parallel plate capacitor with
overlapping area A in a medium whose relative permittivity is given by Er as shown
in figure 2-1.
ErEOAC=
d
There are three possible way to change the capacitance of a parallel plate capacitor:
* Variation of the permittivity Er of the dielectric between the plates [15, 16]
* Variation of the distance d between the plates [17, 18]
* Variation of the area A of overlap between the plates [19, 20, 21, 22]
Here the interest lies in the variation of the distance d. However the same prin-
ciples for capacitive sensing are also applicable generally to areas where either a
capacitance or an inverse of capacitance has to be measured. The ideal relationship
holds well for small values of d, provided that one of the plates has an area much larger
than the other one, and the smaller plate has guard electrodes driven synchronously
with the sensor plate.
Present systems can provide non-contact measurements, while delivering a high
resolution, often measured by nanometers. The drawbacks include the constraint to
a small displacement range, measured in terms of hundreds of microns, as well as an
analog output. The increased use of digital signal processing systems dictates such
an analog output be converted to its digital equivalent for data acquisition, storage
and analysis. The main difficulty lies with the interface between the sensor and the
high-resolution analog-to-digital converter. In the conversion process the sensitive
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analog signal is likely to get compromised [14, 23]. It is envisioned that if the analog-
to-digital conversion is performed as an integral part of the capacitive sensing process
the sensor noise limits should be improved.
External
Excitation
Analog Digital
Capacitance Capacitive Voltage Analog-to-Digital Output
C Displacement 0 Conversion
1Probe Circuitry
Displacement
d
Figure 2-2: Main blocks for capacitance displacement measurement
Hence in order to have a digital representation of the displacement to be measured,
the current implementations involve two main components, namely the capacitive-to-
voltage conversion circuitry and the analog-to-digital conversion circuitry, as shown
in figure 2-2. It is desirable to achieve an integration of these two components for
improved overall performance.
2.2 Currently Employed Sensing Schemes
The currently available sensors exploit the Q = CV principle. Here the capacitance
C is varied by the distance between the sensor electrode and the grounded target.
Numerous techniques exist for measuring small varying capacitances. However not
all of them are realizable as an integrated circuit. In addition, a high performance
system mandates a minimization of the effect of stray capacitances and a reduction
in the baseline drift of the capacitance measurement circuits. A number of these
techniques will be reviewed in the following sections.
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2.2.1 The Resonance Method
C1
fr L Cx
Figure 2-3: Simplified circuit for resonance method
As shown in figure 2-3 [24], the voltage source outputs a sinusoidal signal to a voltage
divider formed by a known capacitor C1 and a LC parallel circuit consisting of a
known inductance L and the unknown capacitance C. By adjusting the frequency fr
of the sinusoidal signal, resonance can be found, and the unknown capacitance C can
then be calculated:
(27fr)2L(Ci + C)= 1
The main limitation is the need to manually adjust the sinusoidal signal frequency
until resonance occurs. This is not suitable for monitoring the continuously changing
capacitance as in our intended application. In addition the difficulties in the realiza-
tion of large inductances on an integrated circuit make the method less attractive.
2.2.2 The Oscillation Method
Yet another possibility is to incorporate the sensor capacitance into a network such
that the oscillation frequency, or the time it takes to charge and discharge the sensor
capacitance back to its original state, changes with the varying capacitance [11, 25,
26, 27, 28, 29, 30, 31, 32, 33]. The cycle time can then be measured using a simple
synchronous counter. This is also known as the capacitance-to-frequency conversion
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method.
o+( o Vout
Cx Schmitt Trigger
Figure 2-4: Circuit showing capacitance-to-frequency conversion
One possible implementation is shown in figure 2-4. Here C. is the unknown
capacitor and I,+ and Io- are constant current sources. The output of the Schmitt
trigger determines if C. is connected to the top or the bottom current source such that
it is charged or discharged at a constant rate. As a result the voltage across C, rises
or falls linearly with time. The output voltage Vout is a square wave whose period
depends on the charging and discharging currents and C,. Ideally the oscillation
frequency is:
Io
S2CxVh
where Vh is the hysteresis of the Schmitt trigger.
A further improvement is obtained by monitoring the supply currents to the
Schmitt Trigger constructed from CMOS circuits, taking note that large currents
flow only during transitions. From these current spikes then the oscillation frequency
can be measured such that a 2-wire [25, 26] solution is possible.
The main advantage is the ability to be implemented as an integrated form with
stray capacitances of lead wires are eliminated. However, this topology offers no
CHAPTER 2. CAPACITIVE DISPLACEMENT SENSING
correction for any stray capacitances that appear in parallel to Cx. In addition,
at least one complete cycle of charge-discharge is required. This sets a limit on the
resolution and the bandwidth of the topology. Given a fixed clock rate for the counter,
higher resolution calls for reduced charging and discharging currents and hence longer
cycle time and lower resulting bandwidth. Finally the small changes in a relatively
large capacitance makes it difficult to obtain high resolution due to the corresponding
small changes in the oscillation frequency.
2.2.3 The Charge-Discharge Method
•I
ci Vout
Figure 2-5: Example Circuit for Charge/Discharge
Another possibility would be to charge the unknown capacitor C up to a known
voltage Vref via a CMOS switch S1 and then discharge it into a charge detector via a
second switch S2. This topology is essentially a switched-capacitor based implemen-
tation [15, 34, 35, 36].
As shown in figure 2-5, the charge transferred from Cx to the detector in a single
charge/discharge cycle is Q = VC,. A detector can be implemented such that the
charge Q is accumulated on an integrating capacitor Ci for multiple charge/discharge
cycles before the voltage across Ci is measured.
A stray insensitive implementation is feasible if both terminals of the unknown
capacitor C, is available. However we have access only to one terminal of our sense
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capacitor.
Another switched-capacitor approach uses the charge-balancing concept [37, 38,
39]. In these implementations, the output of a DAC drives the reference capacitor such
that the charge on it balances that on the sense capacitor on each charge/discharge
cycle. When charge balance occurs, the DAC output is directly proportional to the
capacitance C. to be measured.
One main advantage of this topology is the suitability for integrated circuit design
as it is essentially switched-capacitor-based. One drawback is that any stray capaci-
tance in parallel with C, is indistinguishable from C.. However, unlike the oscillation
topology, the bandwidth is now constrained by the minimum time to charge/discharge
C. fully rather than the cycle time of a synchronous counter.
2.2.4 The Transformer Coupled Charge Pump Method
Cprobe
V L - D2 _
lout
Figure 2-6: Transformer coupled charge pump circuitry
Figure 2-6 shows the transformer coupled charge pump circuit [40]. The inductance
L represents the transformer inductance. The voltage source V is a high frequency
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source with magnitude V. The drive frequency f, is much greater than so that
the ac voltage developed across the probe capacitor Cprobe is essentially the same as
the drive voltage, ignoring the diode drops. On each cycle, Cprobe is charged to V,
through D 1 and then discharged to -V, through D2 . Thus an average current Iout
flows through resistor RF giving rise to an output voltage.
lout = VsfsCprobe
D1
R C
V D2probe
V L D2
C2
Variable
f Voltage Drive
V
Figure 2-7: Improved transformer coupled charge pump circuitry
An improved version of the transformer coupled charge pump is shown in figure 2-
7. By using a variable voltage drive V, the average current flowing out from Cprobe is
forced to assume the value Iref. Now the magnitude V, of the voltage drive V bears
an inverse relationship to the capacitance Cprobe to be measured.
One main drawback of the design is the use of a transformer that cannot be readily
realized as an integrated circuit. An transformer-less implementation [41] based on
the charge pump idea is also feasible. However they both suffer from the use of diodes.
Although diodes can be easily realized as part of an integrated circuit, the diode drops
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are not negligible because the drive voltage is small due to technology limitations.
2.2.5 The Constant Current Method
The inherent advantage of measuring the inverse of capacitances is to have outputs
that are directly proportional to the displacements of interest. The inversion is thus
performed as an integral part of the design. To do so, one possibility is to transfer
a fixed quantity of charge onto the sense capacitor such that the voltage developed
is measured. Essentially the average current flowing through the sensor capacitor is
kept constant, hence constant current method.
An example of such a design is shown in figure 2-8 [42]. In essence the target
and the output of A2 are grounded. The capacitive displacement probe shown has
the sense electrode, connected to the inverting input of A2 such that the capacitor
formed by the sense electrode and the target is connected across the feedback path of
A2. The guard electrodes are connected to the non-inverting input of A2. The high
gain of A2 ensures that the guard electrodes are driven to the same potential as the
sense electrodes.
Probe
_ 
Target
R
Vin + A 1
Figure 2-8: 1 Measurement Circuit
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Assuming the stray and fringe capacitances is additive to the actual capacitance
value measured, the variable resistor VR can be used such that the output voltage,
if taken from the non-inverting input of A2, is directly proportional to the distance
between the grounded target and the sense electrodes of the probe. With the as-
sumption that the amplifiers are ideal, i.e. the positive and negative inputs have the
same voltage due to feedback action and no current flows into the amplifier inputs,
the following relationships can be derived:
VotA1 = 2V-A1 - Vin
Resistors R and VR essentially forms a voltage divider such that
R R
V+A1 R + VRV+A2 R +VR
From charge conservation,
0oA
(VoutA1 - Vout)Cr = VoutCprobe = Vout
Thus the following relationship between the distance of interest and the output
voltage results:
- VinCr
out = + Co - (2 
- 1)Cr
where A is the area of the sense electrode, d is the displacement to be measured,
Co represents stray and fringe capacitances.
Hence an ac analog voltage Vout that bears a proportional relationship to the
displacement d of interest can be obtained by adjusting the value of VR such that
the term Co - (2R - 1)Cr is set to zero. Demodulation will then enables a dc
representation of displacement to be derived.
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One main drawback of the design is that the power supplies of both opamps Al
and A2 have to be referenced with respect to Vout taken from the non-inverting input
of A2. In the current implementation this is achieved with the use of transformer
which can not be readily realized as an integrated circuit.
Chapter 3
Sigma-Delta Analog-to-Digital
Conversion
3.1 Introduction
The advent of VLSI digital IC technologies has made it attractive to perform many
signal processing functions in the digital domain. Oversampled converters are becom-
ing a dominant architecture for high-resolution and band-limited analog-to-digital
conversion applications. This technique has been shown to provide high resolution
without trimming or high precision components [43, 44, 45].
Anti-Aliasing Sigma-Delta Digital Decimator
Analog Filter Modulator and Filter PCM Output
Input
OverSampling Nyquist
Clock Fs Clock Fo
Figure 3-1: Block digram of a typical Sigma-Delta ADC
The class of sigma-delta converters is usually described as oversampling converters.
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As shown in figure 3-1, the analog input signal, after passing through an anti-aliasing
filter, is oversampled by the modulator at many times the Nyquist rate to produce a
coarse quantization. The output is then decimated digitally to give the desired high
resolution representation of the original input signal at the Nyquist rate. Quantization
noise is effectively moved out of the signal band and can thus be removed by an
appropriate digital filter with relative ease.
fb
fs
Nyguist Rate ADC
fb fs/2=fn fs-fb fs fs+fb
OverSampling ADC
Figure 3-2: Antialias filter requirements for Nyquist and oversample converters
One major advantage of an oversampled A/D system is the reduction in the com-
plexity of the analog circuitry if the encoding is selected such that the modulator
needs only to resolve a coarse quantization (usually a single bit). Also, if high over-
sampling rates are used, the baseband will be a small portion of the sampling fre-
quently. As shown in figure 3-2, with the baseband bandwidth being fb and the
sampling frequency f,, the analog anti-aliasing filter has a transition band of f, - fb
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in the Nyquist rate converter compared to fs - 2 fb in the oversampling converter.
Clearly the more relaxed constraints permit a more gradual roll-off, linear phase and
easy implementation. The precision filtering requirements is now relegated to the
digital domain, where a 'brick-wall' anti-aliasing filter is required to low pass filter
and decimate the digital output down to the Nyquist rate. Additional benefits can be
gained with the digital processor which can also be used to provide other functions
such as equalization, etc. A system that can provide integrated analog and digital
functions and be compatible with digital VLSI technologies is feasible.
In our design, the oversampled sigma-delta modulator forms the core of our im-
plementation that satisfies high-resolution (20-bits) and relatively low-bandwidth
(1kHz baseband) requirements. The modulator order, together with a particular
noise transfer function, is chosen to meet the analog-to-digital resolution require-
ment. The implementation is switched-capacitor based and the design is performed
in the discrete-time domain based on a linear system model [46, 47]. Simulation was
then used for design verification and optimization of filter coefficients. Finally, the
modulator was implemented by means of relative scaling of capacitor sizes on silicon.
The capacitance-to-voltage conversion is also chosen to be a switched-capacitor based
approach that eliminates the need for an anti-aliasing frontend filter.
3.2 Principles of Sigma-Delta Modulators
The simplest form of an oversampled interpolative modulator consists of an integrator,
a 1-bit ADC and DAC, and a summer as shown in figure 3-3. The integrator has high
gain at low frequencies. Feedback forces the output to lock onto a band-limited analog
input. Unless the input exactly equals one of the discrete DAC levels, a tracking error
e(n) results. The integrator accumulates this error over time with the DAC output
assuming a value that minimize e(n). As a result, the output toggles between the 2
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levels such that its average is approximately equal to the average of the analog input.
Digital PCM
Output
O utput
Input
200 400 600 800
Figure 3-3: First order modulator and its time-domain waveform
The operation of the delta-sigma modulator is analyzed by modeling the integrator
with its discrete-time equivalent and the quantization process as an additive noise
source Q(z) as shown in figure 3-4. Q(z) is assumed to be a white noise source that
is statistically uncorrelated with the input X(z) [43, 48]. Using this linearized model,
it can be shown that
Y(z) = z-X(z) + (1 - z-')Q(z)
The overall closed-loop transfer function Y(z)/Q(z) for the quantization noise
Q(z) is a high-pass filter whereas that for the input signal Y(z)/X(z) is a pure delay.
Hence the noise shaping nature of the sigma-delta modulator. From the magnitude
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plot of the noise shaping function IY(ejw)/Q(ejw) = I1 - e-j I as shown in figure 3-5,
it is clear that by having the modulator sampling at much higher than the Nyquist
rate, quantization noise in the base-band is greatly attenuated. Although a coarse
quantization is made by the modulator, most of the quantization noise is pushed to
higher frequencies which can then be removed by subsequent digital filtering. Once
removed, the final output is a high-resolution digital representation of the input.
Q(z)
X(z) Z1  +
- 1 -Z + Y(z)
Integrator
Figure 3-4: Discrete time model of first order modulator
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Figure 3-5: Magnitude plot of a first-order noise-shaping function 11 - e-1W
CHAPTER 3. SIGMA-DELTA ANALOG-TO-DIGITAL CONVERSION 30
The single-bit encoding scheme used has several advantages:
1. The format is compatible for serial data transmission and storage systems. This
is important in our implementation since we want to minimize the number of
connections between the sensing electronics and the sense electrodes [49].
2. Subsequent digital signal processing operations are greatly simplified as addi-
tions and multiplications are reduced to simple logic operations as these oper-
ations can be reduced to simple bit-wise operations.
3. The inherent linearity of the in-loop 1-bit DAC guarantees highly linear con-
verters. The integral nonlinearity of the in-loop DAC often limits the harmonic
distortion performance of many oversampled A/D converter [50]. A multi-bit
DAC has many discrete levels that must be precisely defined to prevent linear-
ity error. With only two discrete values, a one-bit DAC always defines a linear
transformation between the analog and digital domains [51]. This guarantees
the linearity of the converter.
However many problems arise when implementing a sigma-delta A/D converter.
The quantization noise is signal dependent [44, 52, 53] and not statistically uncor-
related as assumed. This is related to the number of state variables in the system.
For a sigma-delta modulator, the state of the system is determined by the integrator
output value along with the input value. With only one state variable, the loop can
lock itself into a mode where the output bit stream repeats itself in a pattern. As a
result, the output spectrum can contain substantial peaks centered at multiples of the
repetition frequency. To minimize this effect, dithering has been used to randomize
the input to avoid the formation of repeating bit patterns. However such a technique
lowers the input dynamic range.
By using higher order modulators that involve more than one integrator in the
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Figure 3-6: Magnitude response for noise-shaping functions of the form (1 - e-j")N
loop, repeating bit patterns are less likely to occur, and, consequently, the quantiza-
tion noise tends to become less signal dependent. In addition, the higher order causes
the quantization noise to be further attenuated in the low frequency baseband and
to rise more sharply in the higher frequencies, with the net effect being a reduction
in the total quantization noise power in the baseband, leading to a higher resolution
for the same oversampling ratio. Figure 3-6 shows the magnitude responses of the
noise-shaping functions NS(ej") = (1 - e-j )N, for N=1, 3 and 5.
Our implementation is based on the single loop 5th order modulator. Single loop
higher order modulators are conditionally stable systems, and no exact mathematical
analyses exist for such nonlinear systems. In the following sections, the design issues
about the order selection, stability analysis and simulation, modulator coefficient
selection are presented.
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3.3 Order and Noise-Shaping Function Selection
Here the emphasis is on the modulator resolution and bandwidth with power con-
sumption and area being only secondary considerations. Consequently the ideal mod-
ulator was designed to resolve better than 20-bit, to account for the inevitable res-
olution loss once the capacitance measured is inverted to obtain the corresponding
displacement values. The modulator design was chosen to give around 140dB signal-
to-noise ratio over a baseband of 1kHz.
3.3.1 Design Constraints and Tradeoffs
The design was performed by starting with the noise-shaping function NS(z) of the
modulator, assuming a linear additive quantization noise model, as NS(z) will de-
termine the signal-to-noise ratio in the final output. The modulator coefficients can
always be derived from NS(z) by algebra. These functions are all discrete-time func-
tions such that it is well-suited for switch-capacitor based implementations. In this
phase brick-wall decimation filters, i.e. filters with zero transition region width, are
assumed available.
There is as of yet no closed-form solution for the design of stable high-order loops.
Instead, the design approach adopted by R. Adams [43, 44, 54] is to ensure that
NS(z) exhibit the following properties:
1. NS(z) is a high-pass filter.
2. The high frequency gain of NS(z) is about 1.4.
3. The first value of the impulse response of NS(z) is unity.
The first requirement is a direct result from the need to move the quantization
noise out of the low-frequency baseband. The second one comes from the fact that
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high frequency gain of NS(z) determines the low-frequency comparator input am-
plitude, which in turn determines the low-frequency comparator gain as seen by the
loop. According to R. Adams [43, 44, 54], such a requirement usually yields a stable
first-cut NS(z) whose coefficients are then further adjusted. The loop filter of the
modulator has at least one sample delay, as a delay-free loop cannot be easily imple-
mented in the actual switched-capacitor based circuit. Assuming a linear quantizer
model, the quantization noise input will then immediately appear at the modulator
output. Hence the third requirement results.
The oversampling ratio was chosen to be 512 such that the master clock for the
modulator is about 1MHz for a baseband of 1kHz. These were chosen such that the
modulator is clocked at a rate that allows full settling of the opamps that make up
the design implementation.
NS(z) was chosen to be a 5th order filter. A 4th order NS(z) can just meet the
noise shaping requirements. However, the use of a 5th order design allows extra room
to account for contributions from other noise sources such as the input referred noise
of the amplifiers. In addition, a 5th order design allows using 2 complex zero pairs,
producing nulls for quantization noise in the signal passband of the modulator. This
leads to further improvements in the signal-to-noise ratio by lowering the quantization
noise over a wider range of frequencies compared with a design that places the zeros
at DC. As a result, the prototype filter for NS(z) is a 5th order inverse Chebychev
filter.
3.3.2 Obtaining Prototype Filter
Using MATLAB, a 5th order inverse Chebychev filter was designed to satisfy the
requirements outlined in section 3.3.1. The cutoff frequency w~ and the stopband
attenuation Rs were the two variable design parameters. An iterative approach was
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taken to determine optimal w,, and Rs. Figure 3-7 shows the frequency response of the
resulting NS(z) with w, = 0.002 and R, = 180.6 which meets the design requirements
to give an approximate total attenuation of 142.5db for the 1kHz baseband. This
translates to approximately 23 bits [55] under ideal conditions.
The zero pairs of the inverse Chebychev filter have frequencies very close to DC
such that they are not obvious in the pole-zero plot of figure 3-9. However the nulls
they introduced can be easily seen in figure 3-8 which shows the low frequency region
of the frequency response.
The resulting NS(z) exhibit the following form:
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The incorporation of noise-shaping zeros at frequencies other than DC shifts the
O's slightly. A better appreciation of their presence is the zero and pole locations
given below:
Poles:
pl = 0.9096625695 + 0.2024658718i
p2 = 0.9096625695 - 0.2024658718i
p3 = 0.8221883699 + 0.1130974371i
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Figure 3-9: Ideal Inverse Chebychev Filter Pole-Zero Plot
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3.4 Coefficient Selection
3.4.1 Derivation of Modulator Transfer Functions
Once the desired noise shaping function is selected, the next step is to determine
the coefficients of the linear discrete time modulator model as shown in figure 3-10,
i.e. the b's, c's and y's. The implementation is based on a cascade of 5 integrators
with distributed feedback. Two local resonators implement the noise-shaping zero
pairs at frequencies other than DC. The distributed feedback nature of the quantized
feedback signal in such a realization enhances the stability characteristics even under
conditions when one or more of the integrators are in saturation [51].
Vin cl z- ei - c2z-1 e2 cz e3i- _ c4z-1 e4 c5z-' e5 Vout
+ 1-z1 + 1 -Z- +1-+' + _ -z1 + _ 1-z-
bl=1 b2 b3 b4 b5
Figure 3-10: Discrete-time model for 5th order modulator
Using a linear model for the quantizer, we can replace the quantizer by a model
where the relationship Vt = Q + e5 holds [43, 48]. The following equations can then
be derived:
C1 -1
el (= Vin - bl Vout)1 - z-1
c2 z-
1
e2 = 1 - -C 1 (el - b2 Vout - 7 3 e3 )
1- z-1
C3 Z
-
1
e3= - - 1 (e 2 - b3 Vout)1 - z-(
c 4 z-
1
e4 1 - - 1 (e 3 - b4Vout - 7y5e 5)
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C5 Z
-
1
e5 = 1  ( e 4 - b5 Vout)1 - z-1
With these relationships the signal transfer function ocan be found as shown
below. It is essentially a low-pass filter function such that signals falling within the
baseband can get through the modulator unattenuated.
Vout(z) c1C2C3C4C5
z - 5
Vin(Z) D(z)
where
D(z) {(1 - z-1)5 + yc 2 C3 -(1 - z-1) 3 + -5C4c5-§(1- z-1)3
+y35c2C3C4C5z-4(1 - z - 1) + b3 C3 C4 5 -3(1 - z-1) 2
+b2C2c3C4C5- 4(1 - z - 1 ) + blC1C2C3C4C5Z - 5
+b 4 C4 C5 -2(1- z-1)3 + Y3C 2 C3 b4 c4 c5 z-4( - z - 1)
+c5b 5z-1(1 - z-1)4 + 73C2C3C5b5z- 3 (1 - z-1) 2 1
Similarly, the noise transfer function Vou can be derived. Essentially it is a high-Q
pass filter with large attenuation in the baseband of interest. The width of the
baseband, the magnitude of the attenuation and the transition characteristics are the
design parameters.
Vout (z) N (z)
Q(z) D(z)
where
N(z) = (1 - z-1)5 + y3 C2 3 Z-2 (1 - z-1)3 'Y5C4 c5 - 2(1 - z-1)3
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+ Y375C 2C3C4C5 z-4(1 - z - 1)
Both the noise transfer function and the signal transfer function have the same
denominator D(z), a direct consequence of the linear model assumption with Vi, and
Q being the inputs to the loop. N(z) has 4 zeros that are not at z = 1 due to
the resonators implemented by 73 and y5 which shift them from DC towards higher
frequencies to achieve a improved noise attenuation in the baseband of interest.
3.4.2 Matching Coefficients and Approximations
The more difficult step is to map the coefficients of NS(z) to the ones of the actual
modulator implementation comprised of b's, c's and y's. By choosing the appropri-
ate values for b's, c's and y's, the swings at the intermediate nodes, namely el to
e5 , will be within the limits defined by the maximum swings of the opamps. The
smallest capacitor that can be realized is limited by the parasitic capacitance while
the largest capacitor by the area consumption. As a result, the capacitor spread, i.e.
the coefficient ratios, has to be minimized.
Here, it becomes a problem of choosing 12 unknowns with only 9 equations. The
approach is first to make some approximations to simplify the set of equations and
then select certain key modulator coefficients and finally solve algebraically for the
rest. Difference equation simulations, using MATLAB and a customized simulator
written in C by J. Lloyd [12] extended as part of this thesis project to accommodate
resonators used for zero implementation, were used to determine if the constraints
on opamp swings and capacitor spreads were met. The procedure involved some
trial and error because the problem itself was underconstrained. There can be more
than one set of modulator coefficients that implement the same noise transfer func-
tion. However only a few sets are feasible due to opamp swings and capacitor spread
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limitations.
The 9 equations below relates the modulator coefficients to the numerator and
the denominator coefficients for the noise transfer function NS(z):
a 2 = 10 + 73c 2 C3 + 7y5 C4 C5
a3 = -10 - 3-73c 2 3 - 37Y5 c4c 5
O 4  5 + 373C2 C3 + 37 5 C4 C5  7 3 75C2C3C4C5
a 5 = -1 - 73C2 C3 - Y5 C4 C5 - 7375C2 C3 C4 C5
01 = -5 + cb 5
02 = 10 + ' 3C2 C3 + 75 C4 C5 + b4 c 4 c 5 - 4c5 b5
/33 = -10 - 37 3 C2C3 - 37 5 C4 C5 + b3 c 3c 4 C5 - 3b4 C4 C5 + 6b5 c 5 + ' 3C2 C3 C5 b5
04 = 5 + 73c 2C3 + 3,y5c4c5 + 7375c2C3c4c5 - 2b3C3c4c5 + b2c2C3c4c5 + 3b4c4c5
+73C 2C3C4c5b4 - 4c5b5 - 2y73C2C3c5b5
5 = -1 - 7 3 C2 C3 - '75 C4 C5 - 7375C2C3C4 C5 + b3 c 3 c 4 c 5 - b 2 C2 C3 C4 c 5 + blC1 C2 C3 C4 C5
-b 4 C4 C5 - 73C2 C3 C4 C5b4 + C5b5 + 73C2 C3 5 b5
where the a's are the coefficients of the numerator and the 3's are the coefficients
of the denominator of the noise transfer function. These were determined as described
previously.
The first step to approach the problem is to identify which modulator coefficients
can be determined first. From figure 3-10 it can be seen that the choice of c5 probably
does not matter because it is a gain term in front of the non-linear quantization block.
Assuming the single-bit quantizer is ideal, changing c5 does not change the quantizer
output. Also, bl is chosen to be unity because it is desirable to have Vt following Vin.
Considering the modulator as a feedback loop, the path where bl locates is essentially
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a negative feedback path such that by setting the gain, i.e. bl, to be unity, the error
el is minimized and Vout tracks Vi,.
From the a's, it can be seen that they contain only the following combination
of modulator coefficients, namely c2C3'y3 and c4C57 5 such that the zeros of the noise
transfer function are the solutions of the following equations in the z-domain:
(-l+z) = 0
(1 - 2z + z2 + C2C33) = 0
(1 - 2z + z2 + C4C57 5) = 0
By solving for the zero locations, c2C3 y3 and c4C57 5 can be determined. They
were found to be on the order of 10-5. An approximation was then made regarding
the denominator coefficients i.e. O's. The terms that involve C2C3Y 3 and c4cC55 were
ignored. This simplified the f-related equations greatly as they are now free of 73
and 75. Now the denominator coefficients are essentially the same as those of the
modulator that does not have resonators which give rise to the y's.
The simplified equations relating the modulator coefficients to the denominator
coefficients of the noise-shaping function NS(z) are as follows:
01 = -5+ c5b5
02 = 10 + b4 c4 C5 - 4c5b5
f3 = -10 + b3C3C4c5 - 3b4 C4C5 + 6b5 c5
f4 = 5 - 2b3c3c4C5 + b2C2C3C4c5 + 3b4c4c5
/35 = -1 + b3 C3C4 c5 - b2 C2 C3C4 c5 + blC1 c2C3 C4 C5 - b4 c4c 5 + cA5b
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3.4.3 Optimal Coefficient Selection
The coefficient selection process is a trial-and-error process. With the approxima-
tions and preliminary selections made in section 3.4.2, the problem is now reduced
to choosing 9 unknowns with 9 equations. However, the difficulty now is that the
unknown coefficients are not linearly independent of each other. It seems that these
coefficients form pairs such that c5b5 has to be determined first, followed by C4b4, C3b3 ,
c2b2 and finally c1bl .
The approach is to provide initial guesses of cl, bl, c3, c4 and c5 such that corre-
sponding b2, C2, b3, b4 and b5 can be derived. Difference equation simulations were
then used to check the swings at individual integrator outputs and conditional sta-
bility. Simulations were also used to determine how the capacitor spread and the
integrator swings are affected by the initial guesses. Based on the trends observed,
if any one of the integrator swings becomes too large, another informed guess of the
modulator coefficients will be made and the simulation re-run. After some number of
iterations, the following modulator coefficients were found:
Coefficient bl b2 b3 b4 b5
Value 1.0000000 0.6246587 0.4869796 0.4838783 0.2972948
Stable Range ±5% ±17% ±14.4% +8.3% ±23.5%
Coefficient Cl c2 c3 C4  C5
Value 0.0378000 0.1000000 0.2150000 0.2222000 1.0000000
Stable Range ±74% ±15% ±9.7% ±22.5% ±98%
Coefficient 73 75
Value 0.0006344 0.0000643
Stable Range ±10x ±10x
These modulator coefficients were then implemented as capacitor ratios. The
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device-level implementation will be covered in section 5.2.
3.4.4 Numerical Verification
Numerical simulation were used extensively for guiding the modulator design and ver-
ification. On the system level, a MATLAB program and the simulator from J. Lloyd
were used to independently to numerically verify the implementation and their re-
sults cross-checked. For a given sinusoidal input signal, the corresponding modulator
spectrum was calculated and the modulator stability verified.
One level down for the implementation is the switched-capacitor based simulation.
SWITCAP2 was used for the task. In essence, after the optimal modulator coefficients
are determined, they are implemented as capacitor ratios as described in section 5.2.
SWITCAP2 then take these capacitor ratios and simulate the whole modulator using
ideal switches and amplifiers giving rise to simulation results that are checked against
those from numerical simulations.
Figure 3-11 shows a spectrum for the modulator output, using a differential si-
nusoidal signal of 1kHz at 1.6V peak-to-peak. Numerical accuracy of the simulation
makes calculating the signal-to-noise ratio for the implementation difficult. On the
other hand, the high frequency noise shaping characteristics match those predicted by
numerical simulations and the original prototype filter. This gave a good indication
of the correctness of the switched-capacitor implementation.
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Chapter 4
Operational Amplifier Design
4.1 Introduction
As our implementation is a switched-capacitor based, the most important component
is the operational amplifiers (opamps) which form the heart of the design. Two
fully-differential designs are used. The only major difference is the implementation
of common mode feedback, which is required to ensure the opamp outputs are not
saturated.
The performance requirements of the opamps are determined by those of the delta-
sigma modulator itself. As the modulator is switched-capacitor based, each individual
amplifier has to settle to the desired 20-bit target resolutions of the modulator within
half of the period of the clock driving the MOS switches. This means the total settling
time is approximately 14 time constants. As the designed clock rate is 1.024MHz,
the total settling time is assumed to be half of the period of q2 plus 20% margin of
error. This translates into a time constant T of:
147 = 390ns; 7 = 27.8ns
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If the feedback ratio around the amplifier is 3, the relationship between the time
constant 7 and the unity gain bandwidth f, can be shown to be:
1
T
Assuming a minimum feedback ratio 3 of -, we will require the amplifier to
exhibit a unity-gain bandwidth of approximately 143 MHz in order to meet the
20-bit settling requirement.
The following sections will discuss the fundamentals of the opamp designs, the two
different common mode feedback schemes and the reasons behind their usage, and
the sizing and biasing of the transistors for gain, settling and noise considerations.
4.2 Folded Cascode Design
Because of the fabrication process chosen, the intrinsic output resistance of the tran-
sistors are limited. Cascoding is thus used to boost the overall output resistance.
Here a folded-cascode design, essentially a single stage topology, is chosen. An im-
portant feature is that the settling behavior is dominated by a single-pole resulting
from the amplifier output resistance and the load capacitance. A high phase margin
is achievable if only this pole affects the frequency response at crossover. The second
pole of this topology arises from the gate and drain capacitances seen at the drains of
transistors M1, M2, M3 and M4. This second pole prevents a full 90 degrees phase
margin to be achieved.
In figure 4-1, PMOS transistors M1 and M2 form the input differential pair.
The use of PMOS input transistors enables NMOS transistors to be used as M3
and M4. These two transistors carry the largest current and thus have the largest
sizes. Being NMOS they can be made approximately 3 times smaller than if they are
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Figure 4-1: Folded cascode opamp design
PMOS, leading to a corresponding smaller capacitance at their drains. Consequently
the second pole of the amplifier is high in frequency that the single dominant pole
assumption of the design is valid. Transistors M5 and M6 are the folded cascode
transistors. Voltages Vbl and Vb2 are fixed bias voltages. The small signal differential
voltage gain can be derived by considering only the half-circuit (M1, M3 and M5)
as the design is symmetrical.
Figure 4-2 shows the simplified half-circuit schematic used to derive the differential
gain. Here the bias current source Ib2a is assumed to be ideal and have finite output
resistance Rop, which can be derived later from the actual circuit implementation.
The source of transistor M1 is assumed to be at analog ground for fully differential
small-signal input voltages. Hence the output resistance associated with the bias
current source Ibl can be safely ignored in the analysis. Being fixed bias voltages,
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Rop
Vin oL
M5
- M3
Figure 4-2: Half circuit of folded cascode opamp
Vbl and Vb2 at the gates of M3 and M5 respectively are assumed to be at analog
ground for small-signal analysis.
From figure 4-3, the following current-voltage relationships can be derived:
Vo + Vgs 5 Vs5
gmsVgs5 + r = 7 gmViro7 T1//rI T
The small signal differential voltage gain is thus given by:
VoGain =-
Vi
mi(rop((1 o/ro 3)( l + m5ro5) + o5)
((ro1 //o 3)(1 + gm5ro5) + ro5) ± Rop
To maintain a high overall amplifier output resistance, the current sources Ib2a
and 1b2b are implemented as cascode current mirrors. Their output resistances can
be derived using the simplified small signal model as shown in figure 4-4.
Rop = (1 + gm7ro7)ro9 + ro7
CHAPTER 4.
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ro3
0
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Rop
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gm5 Vgs5
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Figure 4-3: Small signal half circuit of folded cascode opamp
Ro9
Vgs7
Figure 4-4: Small signal model of cascode current mirror
Another important design criteria is the frequency response. The dominant poles
of the amplifier are the ones due to the output load capacitor CL and the parasitic
capacitance CL2 seen at the node where the drains of transistors M1 and M3 join
with the source of transistor M5.
The first dominant pole for small differential signals is at:
1
pl 27r(Ron//Rop)CL
Vin=Vgsl
O-
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where
Ron = (1 + gm5ro5)(ol//ro3) + ro5
The resistance seen at the node where CL2 is located can be found using open
circuit time constant analysis:
(rol//ro3)r o5
RL2
ro 5 + (rol / /ro3)(1 gm5o5)
Hence the second dominant pole for small differential signals is at:
To 5 + (rol//To 3 )(1 + gm5ro5) 9m5
2 = CL 2 (o 1//ro3 )ro5 2FCL2
4.3 Gain Enhancement
To improve the overall gain of the amplifier a feasible way is to boost the output resis-
tance. One possibility would be adding yet another cascode transistor. However the
associated further reduction of output swing [56] is undesirable. Another possibility is
to use devices with a wider gate lengths which raises the intrinsic output resistances.
Unfortunately the high bias currents required for the settling requirement dictates a
high penalty in terms of chip area. As a result, the gain enhancement topology, as
shown in figure 4-5 is employed.
Without the amplifier A the output resistance seen at the drain of transistor M2
is of the order gm2rolro2, ignoring that of the biasing current mirror Ibias, with the
gate of transistor M2 being held at small-signal ground. With the amplifier A in
place, the output resistance is raised by a factor equals to the gain of the amplifier
to Ag,2rolro2. The amplifier A provides extra isolation of the drain of transistor M1
from the output node and hence enhances the overall output resistance.
The simplest approach uses a single transistor MG1 to implement the amplifier
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Figure 4-5: Circuit illustrating simple gain enhancement
A shown in figure 4-5. The advantage of the approach, as shown in figure 4-6, is the
simplicity of the implementation. However, the gain enhancement is limited to just
a fraction of a single gr.
The gain resulting from MG1 and current source Ibg is gmG1(roG1//rolbg). In
reality Ibg is implemented using a single transistor. Its output resistance is thus the
transistor's intrinsic output resistance. Here the bias current of MG1 is small com-
pared to that of the main amplifier. The transistors making up this gain enhancement
topology have long gate lengths to boost their intrinsic output resistances raising the
overall output resistance of the active cascode of the order g r3
By using a similar approach it is possible to design an amplifier which has an
differential small signal gain which has the order gr 3 A simplified circuit schematic
is shown in figure 4-7. The devices MG1, MG3, MG6 and MG8 are the single
transistors that implement the gain enhancement. These transistors, as they are not
driving the output capacitance directly, can be biased with smaller bias currents and
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Figure 4-6: Single transistor gain enhancement scheme
their sizes can be chosen such that the extra gmr contributed by them is large.
Another approach is to use a fully differential amplifier to implement the amplifier
A, taking advantage of the full differential nature of the design [12, 57]. This topology
boosts the output resistance and hence the small-signal differential voltage gain by
yet another factor of g,rmo compared to the previous single-transistor approach. The
further increase in complexity, power and chip area was found to be too large. Hence
the simple single transistor gain enhancement scheme shown in figure 4-7 was used
in all the amplifiers of our design instead.
Figure 4-8 shows the small signal frequency response of the amplifier for a small
differential input signal. The low frequency gain is in excess of 80dB and the unity
gain bandwidth is about 400MHz and a phase margin of ~ 50 degrees under a load
capacitance of lpF. This ensures the stability of the amplifier as long as a load
capacitance of larger than 1pF is used.
A potential problem of the design is the creation of a high frequency left-half-
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Figure 4-7: Simple gain enhancement amplifier
plane zero. The zero is the result of high frequency signal feeding through transistors
MG1 and M5 to the output. The duplex formed does affect the settling time of the
amplifier, possibly lengthening it. However the zero is at such a high frequency that
its negative impact on the settling time is not apparent in the amplifier step response
as shown in figure 4-9.
4.4 Common Mode Feedback at Outputs
Common mode feedback is necessary to keep the amplifier outputs from saturation.
Usually this is implemented at the outputs, i.e. the common mode component of the
output voltages is compared with the desired common mode output voltage, in this
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Figure 4-8: Small signal frequency response for a differential input to the amplifier
case the analog ground. This difference is feedback in a way that it is minimized. The
circuit level implementation involves a switched-capacitor based scheme as shown in
figure 4-10 that derives the common mode component of the output voltages.
Capacitors C2a and C2b form two switched-capacitor "resistors". The periodic
sampling keeps the voltage V, at the mean of V,,t+ and Vt- if the capacitor pairs C1
and C2 match. In essence the switched-capacitor network forms a RC voltage divider
such that V, = (Vot+ + V-)
Another important component is the differential pair formed by MC1 and MC2
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Figure 4-9: Amplifier step response for a 2V differential input, with 1.5pF feedback
capacitors, 0.75pF input capacitors and 0.5pF load capacitors
shown in figure 4-11. The common-mode voltage V, derived from the switched-
capacitor network is applied to the gate of MC2, while the gate of MC1 is tied
to the analog ground, the desired common mode output voltage. The difference be-
tween these two voltages is converted to a current mirrored via MC5 to M3 and
M4. This changes the bias current of the main circuitry supplied by current mirrors
M3 and M4 such that the output common mode voltage V tracts the analog ground
closely.
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Figure 4-10: Output switched-capacitor based common mode feedback scheme
The stability of the common mode loop is also analyzed similar to that of the
differential loop. The design was done such that the common mode loop has a lower
gain and a lower unity gain frequency compared to the differential mode loop. With
a load capacitance of 10pF, the common mode loop has a low frequency gain of
approximately 100dB, a unity gain frequency of 25MHz and a phase margin of 70
degrees compared to 110dB gain, 150MHz unity gain frequency and a 55 degrees
phase margin of the differential loop.
4.5 Common Mode Feedback at Inputs
Common mode feedback at the inputs of the amplifier is necessary for the proper
functioning of the guard and sense electrodes switching for the displacement sensor.
The aim is to maintain the common mode voltage at the inputs to be as close to
the analog ground voltage as possible. Then as the sensing electrodes are switched
between the reference voltage and the amplifier inputs, the charges carried by the
sense capacitances are transferred completely to the integrating capacitors.
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Figure 4-11: Output common mode feedback scheme
An amplifier with common mode feedback at the inputs no longer has its output
common mode voltage constrained. Hence the actual circuit implementation has to
ensure that the outputs are not saturated.
Refer to figure 4-12 for the simplified schematic of the device-level implementa-
tion. Device M13, with its gate terminal tied to the desired common mode input
voltage, shares the same sources terminal as devices M1 and M2 that forms the in-
put differential pair for differential input voltages. Consequently for common mode
input voltages M13 forms a differential pair with both M1 and M2. The size and
the bias current for M13 are chosen to be the same as that of M1 and M2. Here the
addition M13 does not alter the inherent symmetry of the differential amplifier.
Consequently a similar half circuit approach can be applied here as earlier in
this chapter. For differential input voltages, the amplifier gives the same differential
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Figure 4-12: Input common mode feedback scheme
voltage gain given as:
SVo
Gain =
Vi
gmiRop((rol//ro3)(1 + gm5ro 5 ) + to 5 )
(rol//ro3)(1 + gm5ro5) + ros + Rop
Concerning the differential mode frequency response, the first dominant pole lo-
cated at the same position as before:
1
wp1 = 27(Ron// Rop)CL
However the second dominant pole is shifted because now the output node Vo
deviates from small signal ground unlike in the previous case where common mode
feedback forces Vo to be at small signal ground. Using a similar open circuit time
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constant analysis the second dominant pole frequency is found to be:
1 3
2 =CL2 ( +Ror /o3 2CL2ro
P2 -gm5ro5II 02l93
Consider the circuit for input common mode voltages. Due to the inherent sym-
metry the half circuit concept can be applied which gives a simplified small signal
model as shown in figure 4-13.
Vdd
M1 M13/2
Vi
Vss
Figure 4-13: Simplified Small Signal Circuit for
Vo
Common Mode Feedback at Inputs
For small-signal analysis, transistor M13/2 can be considered as a resistance 1gm13/2
to the small signal ground. Hence its effect is to reduce the common mode loop gain in
a manner similar to that of a source degeneration resistor. The low frequency small-
signal gain was found to be - The frequency response is essentially dominated
by the low frequency pole due to the load capacitance CL connected at the output.
The second pole was found to be at a higher frequency compared to that of the
differential loop. Hence the stability of the differential loop essentially guarantees
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that of the common mode loop.
4.6 Choppers at Inputs and Outputs
2
Vin n Vout
Amp
Figure 4-14: Illustration for the chopper stabilized amplifier concept
To counter the dc offset and low frequency noise problems, choppers [58, 59] are
used. The basic idea behind chopping is illustrated in figure 4-14. Before a signal is
passed through an amplifier it is multiplied by a square wave at a frequency fchop.
This shifts the signal spectrum such that it is centered about fchop. The modulated
signal is then passed to the amplifier which combines this modulated signal with its
own noise spectrum, comprising of wideband thermal noise and low frequency flicker
noise. The output signal from the amplifier is then multiplied by the same square
wave as used before amplification thus returning the signal spectrum to its original
low frequency location. Now the low frequency flicker noise from the amplifier is
modulated to frequencies about fchop. Consequently the amplifier flicker noise is
effectively removed from the baseband signal.
As all low frequency noise peaks will be relocated to odd multiples of the chopping
frequency fchop the chopping frequency is selected to be half of the sampling rate. This
ensures that no aliasing of the shifted noise peaks back into the pass band during any
subsequent sampling at the clock rate.
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Figure 4-15: Implementation of choppers
The implementation of the choppers is shown in figure 4-15. Essentially the multi-
plication is performed by 4 complementary switches comprising of transistors having
minimize sizes to lower the effect of charge injection. The differential nature of the
design makes the use of 4 complementary switches feasible as the differential sig-
nal entering and leaving the amplifier can be inverted by simply exchanging the two
inputs.
4.7 Opamp Noise Considerations
The use of a fully differential design and choppers reduce low frequency noise, for
example 7 noise. However the effect of wide band thermal noise can often be much
more important than that of the - noise. These are considered in this section.
To achieve the desired resolution specifications of the modulator, the input referred
noise of the amplifiers have to be minimized. To do so, the transconductance gm of
the devices making up the input differential pair has to be large. This is because the
noise contributions of the other devices making up the amplifier are divided by this
gm when referred to the input. Consequently a large bias current and large geometry
devices are used as the PMOS differential pair.
The procedure is to assume the noise generated by each device (thermal noise
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of the drain current and flicker noise of the drain current) can be represented by
an equivalent noise source Vnieq connected to its gate. Then the output voltage due
to that particular noise source can be calculated. By summing up contributions
from each device making up the amplifier, assuming the different noise sources are
not correlated with each other, we can derive the total output noise voltage V,2out.
Finally, dividing the V,2out by the differential voltage gain of the amplifier will give us
the total input referred noise.
Under the assumption that flicker noise is removed by chopping, the only noise
source for each device is the thermal noise associated with the drain current. Thus,
8kT
V2e = - f
eq 3 f
The analysis yields the following equivalent input referred noise:
1 1 gm
V 2ieq(amp) V, 22 (m3) V23,4 ( 2 V5,6 ( )2 n7,8 +(9) n9,10gm1 gmlro3 gmlro3 9ml
All the terms that contribute to the overall input referred noise of the amplifier
involve gmi in the denominator. Hence, to have a low noise amplifier it is required
to have gmi to be as large as possible. In addition, the transconductances of the
transistors M3, M4, M9 and M10 have to be minimized in order to lower the overall
input referred noise. The tradeoff here is that the input differential pair is made up
of PMOS transistors which have a lower transconductance compared to their NMOS
counterparts. The choice was made due to open loop stability considerations as
described in section 4.2. Also the terms that involve the contributions from transistors
M5, M6, M7 and M8 are small compared to the other terms and their effects can
be ignored, giving rise to:
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V2ieq(amp) V21nl,2 + ( m)2 3 ,4 ± ml Y 9,10
A summary of the performance of the opamp is given below:
Low frequency ac gain 86dB
Unity gain bandwidth (ipF load) 400MHz
Open loop phase margin (lpF load) 50 degrees
Maximum output current 700A
Total input referred thermal noise 1.73nV//Hz
Total bias current 5.46 mA
Settling time (0.1%) 25ns
Area 350pmx 560 pm
Chapter 5
Circuit Implementation
The prototype we have implemented is a fully differential switched-capacitor based
design. The layout design was performed such that the individual blocks, namely
the capacitance-to-voltage conversion circuitry and the 5th order modulator can be
independently tested. To do so, 2 pins of the DIP28 package were doubled as the
output of the C-V conversion circuitry and also the inputs to the modulator. One
drawback of this approach is the increased capacitative load due to the package at
the C-V conversion circuitry outputs, possibly leading to an increased settling time
and hence lower the potential master clock speed for the on-chip switched-capacitor
circuitry.
5.1 Capacitance-to-Voltage Conversion
The C-V conversion circuitry interfaces to the sense electrodes of the capacitance
displacment probes. The aim is to have the varying capacitance due to displacment
changes converted to a differential voltage output such that the magnitude of the
voltage output is a representation of the varying capacitance. A fully differential
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topology is used to reduce common mode non-idealities.
1 42
0CCii
Vref Cprobe 1 Cs 2
1 2 - - 0
Opampl Opamp2 Vout
1 __
Cref Csb
Cib Ci2b
4)1 2
Figure 5-1: Capacitance-to-voltage conversion circuitry
Refering to the circuit schematic shown in figure 5-1. Opamp 1 is the amplifer that
has common mode feedback at the inputs as described in section 4.5 whereas opamp
2 is an amplifier that has output common mode feedback. Common mode feedback at
the inputs of opamp 1 ensures that the voltage levels of the inputs always stay close
to the common mode reference voltage, in this case the analog ground voltage. Hence
the sense capacitor Cprobe, and the dummy reference Cref, are switched between the
reference voltage Vref and the analog ground voltage. As a result, the design of the
guard drives is simplified to switches connecting the guard pins to Vref and analog
ground voltage. As a result, after the transients die away, the guard and the probe are
both driven to the same voltage and hence the parasitic capacitance between them is
boot-strapped out.
During 01, Cprobe and Cref are connected to Vref while the integrating capacitors
Ci's are discharged. During 42 the charges on Cprobe and Cref are transferred to the
respective Ci's, giving rise to a differential output voltage directly proportional to the
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difference in capacitance between Cprobe and Cref. However the common mode output
voltage is large due to the large common mode component of the capacitance being
measured. Here opamp 2 with C, and Ci2 forms a gain block to scale the differential
voltage to fit the operating range of the modulator input while rejecting the common
mode voltage at the outputs of opamp 1.
In the design, capacitors C1, and Clb were chosen to be 15pF. Given a maximum
amplifier output swing of +1.5V the maximum input capacitance, plus the associated
parasitic capacitance in parallel with it, is 9pF. The desired range of capacitances to
be measured has a maximum of 3.48pF and hence the internal nodes of the C-V
conversion circuitry are not going to saturate.
5.2 5th Order Modulator
The 5th order modulator forms the core for the analog-to-digital implementation
of our prototype chip. The implementation is switched-capacitor based and fully
differential. The modulator outputs a bit stream that is synchronized to the q2 clock
signal. Each modulator coefficient, namely b's, c's and y's, shown in figure 3-10 is
implemented by ratio of capacitors. A simplified circuit schematic for the modulator is
shown in figure 5-2, which contains 5 fully-differential opamps and hence 5 integrators
and a 5th order implementation. Individual components and their implementation
will be given below.
5.2.1 Integrator
The modulator has 5 integrators and hence 5th order. Each integrator implements
-1
the transfer function '_ in figure 3-10. Individual gain c of an integrator can be
set by the capacitor ratio s as shown in figure 5-3.
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Figure 5-2: 5th order modulator simplified schematic
Consider only the top half of the circuit in figure 5-3. During ¢ 1, C, is charged to
Vn+. Assuming charge conservation, the charge on C, is transfered to Ci during ¢2
such that the output voltage Vout+ increases by Cs Yl. In the Z-domain,C,
Vout+ Cs z- 1
Vin+ C 1 - z- 1
5.2.2 Small Coefficients for Zeros
The design uses noise shaping zeros at low frequencies with tiny resulting y coef-
ficients. A limit exists on the smallest capacitor size that can be realized due to
parasitic considerations. If the -y's are to be realized by ratio of a single pair of ca-
pacitors the larger capacitor will have too large a size. The approach adopted by
S. Nadeem [60] shown in figure 5-4 was adopted instead.
Figure 5-4 shows a single-ended implementation where the opamp and the capac-
CHAPTER 5. CIRCUIT IMPLEMENTATION 68
Cia
O1 sa 42
Vin+O + - 0 Vout+
Vin - + 0 Vout -
Csb 2
Figure 5-3: Differential switched-capacitor integrator
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1 C1 1 Cs 41
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Figure 5-4: Implementation of small coefficients
itor C forms an integrator. During 02 the capacitors C1, C2 and C, are connected to
analog ground and fully discharged. During ¢1, C1 , C2 and C, are connected to form
a capacitive divider. Using charge conservation the equivalent 'Cs' can be derived:
'c CSC 1  CSC 1S C1 + C2 + C C1  C2
Assuming C 1, C2 > Cs.
In the actual implementation, this approach was extended to implement the tiny
y's, as shown in figure 5-5. The extension was necessary to generate reasonably sized
Cl's and C2's for the y's chosen. In essence we have two capacitive dividers cascaded
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together to implement the small coefficient.
Vin
Vout
Figure 5-5: Actual circuit implementation of small coefficients
Assuming C2 > Cs the loading effect of C, can be neglected. Using charge
conservation the new equivalent 'C,' can be determined:
C C 2 ) 2
" (Cl + C2)2
This scheme is not parasitic
on the minimum size capacitor
y's can be varied by a factor of
is compromised.
insensitive. Thus, the stray capacitances set a limit
that can be used. Simulations determined that the
10 before the conditional stability of the modulator
5.2.3 Single-Bit Comparator
A fully differential single-bit comparator that has a high decision speed and low
decision ambiouity is desirable. A dynamic pull up pull down latch used successfully
in similar modulator implementations [5, 12] and also in static memory designs [61]
was chosen due to its relatively simplicity and small chip area consumption. The
effect of the offset of the latch is not important because when it is referred to the
modulator input, its effect is divided by the high gains of 5 integrators in cascade.
Figure 5-6 shows the schematic for the latch, which consists of two clocked back-
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Figure 5-6: Comparator circuit schematic
to-back inverters consists of transistors M1 to M4. When the clock 0 2 is inactive these
two inverters are floating such that differential input voltages are set on the nodes
Vi,+ and Vi,_. When 02 is active initially a small differential voltage exists between
V,,+ and V-,_. This difference is quickly amplified by the positive feedback action
of the back-to-back inverters. Thus after some small delay a steady state is reached
where one of the two nodes will be pulled high whereas the other node will be pulled
low. Transistors M5 to M8 form two extra inverters to buffer the differential outputs
X and X.
5.2.4 Distributed Differential Feedback
The feedback portion of the modulator is another important component. Here a dif-
ferential structure is required due to the differential nature of the modulator. One
possible implementation uses two voltage references, namely one positive and one
negative voltage reference, such that the capacitors implementating the feedback co-
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efficients are switched between one of these references depending on the comparator
output. A major drawback is that the two voltage references must match well, i.e.
if the positive reference outputs a voltage Vef the negative reference has to out-
put -Vef. Otherwise a differential signal will be injected into the modulator from
the distributed feedback. And this differential signal is not distinguishable from the
differential input signal that we are interested in.
The problem with matched positive and negative voltage references can be over-
comed by using a single positive voltage reference [5]. As the modulator is switched-
capacitor based, by a careful arrangement of the switching sequence of the switches as
shown in figure 5-7, a positive or a negative coefficient can be implemented. In partic-
ular consider the top feedback capacitor Cfbl. During qi it is charged to Vref. During
0 2, it is discharged such that charges are taken out from the virtual ground node. On
the other hand, the bottom feedback capacitor Cfb2 is fully discharged during 01. It
is then charged during q2 depositing charges into the virtual ground node. The only
difference between top and bottom feedback capacitors is the switching sequence of
their associated switches.
Another advantage of the scheme is that no matter what the comparator decision
is, the load on the single positive voltage reference Vlf is the same. Hence loading
effects associated with comparator decision are largely eliminated.
In figure 5-7, the comparator outputs X and X are buffered using 2 AND gates.
Another input of the AND gate is the clock signal q2. As the comparator will exhibit
some delay before reaching a final decision, this ensures that feedback capacitors are
not connected to any of the virtual ground nodes of the integrators before a valid
comparator decision is reached.
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Figure 5-7: Differential feedback scheme and single-bit comparator
5.3 Layout
One of the most important task of an IC design is the layout design. This process
transforms circuit schematic to geometrical shapes on different layout layers. Figure 1-
2 shows the layout of our prototype chip.
5.3.1 Pin Assignment
The DIP28 package was chosen to provide sufficient number of I/O pins for our
design. The main consideration is that the interface of the C-V frontend to off-chip
components is as symmetrical as possible. This ensure that the parasitic capacitances
associated with the differential capacitance inputs of the C-V frontend are matched.
~1
Il~d/o
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In addition, the design uses six off-chip clock signals. They enter the package
at the opposite side to the C-V frontend inputs such that their interference to the
sensitive analog circuitry is minimized. As shown in figure 1-2, the clock signals enter
the die from the top whereas the off-chip capacitors enters from the bottom.
5.3.2 Opamps
Matching is also important for the opamps. Each transistor pairs making up the
design was constructed from numerous smaller unit devices connected in parallel,
and arranged in a common centroid geometry such that a first order cancellation of
process variations is achieved [59].
5.3.3 Capacitors
Metal 1-Polysilicon capacitors are used throughout in the design. Their absolute
value is not well known as the oxide thickness between Metal 1 and Polysilicon is
not a well controlled process parameter. This does not, however, represent a major
problem because our design, except the C-V frontend, depends on capacitor ratios
rather than absolute capacitor values. Consequently the integrating capacitors of the
C-V frontend assume values that are larger than necessary.
The capacitor pairs were implemented using a common centroid design to improve
the matching within the pair. The unit capacitor approached [59] was not used as
the tolerance required to achieve a desired capacitor ratio in the modulator design
such that the extra routing and area consumption was not considered to be justified.
All sensitive nodes of the design are connected to the metal 1 layer of the capaci-
tors. The polysilicon layer has large associated parasitic capacitances to the substrate
such that they are connected to the less sensitive nodes instead.
One possible problem associated with the on-chip capacitors is the voltage de-
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pendency of their absolute values. This can translate into deviations of the capacitor
ratios from their design values, thus causing changes in the modulator signal and noise
transfer functions. Consequently the noise-shaping performance of the modualtor can
be compromised.
5.3.4 Electrostatic Discharge (ESD) Protection
ESD protection was used for all the package pins except the C-V frontend input pins.
This is a compromise between static discharge protection and the desire to have as
few components connected to the differential capacitance inputs as possible. The
circuit schematic (from T.Adams [62]) is shown in figure 5-8
Vdd
M1
Pin o-NodeA o ToChip
R
M2
Vss
Figure 5-8: ESD protection circuitry
If the voltage on a package pin is forced more than a threshold voltage above Vdd,
transistor M1 will turn on and drive node A to Vdd. Similarly, if the pin voltage
is more than a threshold voltage below Vss, M2 will turn on and drive node A to
ground. The resistor R provides high current protection through a voltage drop.
Chapter 6
Results
This chapter presents simulated and measured results from our first prototype. We
show that both the capacitive-to-voltage conversion and the sigma-delta modulator
portion of the chip are operational. However the noise level is much higher than
anticipated. We also try to explain the observed noise level.
6.1 Simulation Results
Extraction on the chip layout gives rise to a HSPICE representation of the chip that
can be simulated. The two main functional components were simulated independently.
Simulated transient behavior was checked off against expected theoretical behavior.
6.1.1 Capacitance-to-Voltage Conversion Circuitry
Simulations were used to verify settling and functionality of this building block. As
mentioned previously the internal nodes at the output of opampl in figure 5-1 bear the
largest capacitive load due to the limited voltage swings of the opamp implementation.
Settling of these two nodes is one important design criterion. Transient simulations
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were run using the different publicly available MOSIS models. However the layout
extraction program has built-in limitations that only some parasitic capacitances are
extracted. Consequently the simulated results were only a rough approximation of
the actual circuit behavior.
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Figure 6-1: HSPICE simulated capacitance-to-voltage circuitry outputs
Figure 6-1 shows the transient response of the outputs of the capacitance-to-
voltage conversion circuitry, with input capacitors being 3.5pF and 2.3pF, and an
extra 3pF to ground in parallel to each input capacitor. The final value of the differ-
ential output voltage is approximately 1.OV confirming the theoretical capacitance-
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to-voltage gain of 0.8333V/pF.
In addition, functional verification was also performed by varying the value of the
'probe' capacitance and observing the corresponding change in the output differential
voltage. Simulation results, however, do not necessarily correspond to the measured
results. A possible reason is that the layout extractor limitation as mentioned before.
Another one is that the metall-polysilicon oxide thickness, and hence the absolute
capacitance-per-unit-area value of the metall-polysilicon capacitors used, is not a
very well controlled process parameter. This does not represent a problem for normal
switched-capacitor implementations as capacitance ratios are not affected although
absolute values of each capacitor deviate from the design values. However, here the
off-chip 'probe' capacitances do not scale with the integrating capacitors of opampl.
As a result, the differential output voltages vary from chip-to-chip due to process
variations. Calibration can solve this problem, provided no clipping occurs within
the internal circuit nodes.
6.1.2 5th Order Modulator
Transient simulations were run to generate sufficient data points to calculate the
modulator spectrum. A tradeoff exists between the number of data points obtainable
and the simulation time. A differential sinusoidal input signal of an amplitude smaller
than the conditional stability limit was used. Several simulations were run with
different input frequencies and amplitudes.
Here, simulation using HSPICE was only suitable for a quick check on the layout
implementation. Simulation accuracy, similar to that outlined in section 3.4.4, dic-
tates that the implemented modulator spectrum, and thus the signal-to-noise ratio
cannot be easily determined. In addition, the limited computing resources available
placed a hard limit on the length and the number of simulations that can be per-
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formed. Consequently the modulator stability, on the layout level, cannot be fully
verified.
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Figure 6-2: Simulated modulator spectrum using HSPICE transient simulation, with
input being sinusoidal signal at 20kHz 2.8V peak-to-peak, 4096 data points
The HSPICE transient simulation was set up such that the modulator output
voltage modsot was sampled at approximately a quarter of a clock cycle after q2 be-
comes active. This ensures modso,t is completely settled when sampled. A Hamming
window having the same length as the data was convolved with the data to obtain
the windowed version of mod5sot. Finally a Fast Fourier Transform was taken on the
windowed data and the power spectral density plots as shown in figures 6-2 and 6-3
were generated using 8192 data points. From these figures, the input signal can be
clearly seen as a single spike. In addition, the high frequency noise shaping charac-
teristics were confirmed, namely, the slope of the spectrum matches closely with that
from SWITCAP2 simulations.
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Figure 6-3: Simulated modulator spectrum using HSPICE transient simulation, with
input being sinusoidal signal at 800Hz 2.8V peak-to-peak, 8192 data points
From figure 6-2 the noise shaping characteristics of the modulator and the input
signal itself is evident. This can be seen also in figure 6-3. However the low frequency
portion of both spectra are not clear. The limited number of data points available
from the simulation limits the frequency resolution obtainable. In addition, using a
low frequency sinusoidal input is not very feasible because it will take too many data
points, and consequently very long simulation time, before even one single cycle of
the input signal is completed. There is a tradeoff between simulation time and the
amount of simulation data obtainable.
HSPICE transient simulations also suggest a noise floor significantly higher than
that predicted theoretically. One possible explanation is due to simulation accuracy.
It was found that by tightening the accuracy of the simulation, the resulting waveform
for mod5out is different from those obtained with the accuracy more relaxed. However,
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tightening the simulation accuracy leads to an enormous increase in the simulation
time which is not feasible given the limited computation resources available.
6.2 Measured Results
Numerous measurements were taken on our prototype chip fabricated by MOSIS. The
data collected was compared with the simulated and theoretical results.
6.2.1 Test Board Implementation
Voltage references, current biases and clock generation circuitry were not included in
our prototype chip to enable flexibility in testing. This means that they have to be
generated externally. To carry these components, a five-layer analog test board was
designed using the ACCEL EDA package.
Voltage References
For our prototype chip, two precision positive references are required: one for the C-V
front-end circuitry, and one for the modulator. An Analog Devices AD780 precision
voltage reference is used directly since it can supply the currents required for charging
up the on-chip capacitive loads. No extra buffering is used due to noise considerations.
In addition, the prototype chip requires 2 separate analog and digital split ±2.5V
supplies. The separate supplies ensures that voltage spikes due to on-chip digital
circuitry do not get coupled onto the analog supplies. These supply voltages are
generated on the analog test board as shown in figures 6-4 and 6-5.
Relatively large current loads are required on these supplies. The precision voltage
generated by an AD780 precision voltage reference is buffered using an OP07 opamp
and a bipolar transistor. Stability analysis was performed to ensure stable operation.
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Figure 6-4: Vdd supply generation on analog test board
Our prototype chip requires approximately 42mA for static biasing. This trans-
lates into a static power consumption of 210mW. Almost all the bias current flows
from the analog Vdd to the analog Vss.
Current Biases
Current biases are used instead of voltage biases because currents can propagate along
long traces without suffering from noise coupling from the substrate.
The two functional blocks, although sharing the same analog supplies, can be
powered on and off independently. The on-board current biases generate two currents
which are then connected to 2 different NMOS current mirrors on chip. In turn, they
generate the necessary currents for the biasing of the opamps making up the C-V
front-end and the modulator. Powering off a functional block is achieved by shorting
the current input of the NMOS mirror to the negative supply, resulting in a zero gate-
source voltage such that no current is supplied to the opamps within that functional
block.
Implementation of the current bias is shown in figure 6-6. In essence, the opamp
feedback action keeps the voltage across the 3.9k resistor constant such that a constant
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Vss= -2.5V
Figure 6-5: Vss supply generation on analog test board
current source Ibias is generated.
Clock Generation Circuitry
Six external clock signals are required for the chip to function. The two main clock
signals 01 and 02 are for the functioning of the modulator and the C-V circuitry.
Another two clocks Ochopl and €chop2 drive the choppers. Finally two clocks qmi and
bcm2 drive the common mode feedback circuitry. The relative timing of these clocks
is shown in figure 6-8.
These clock signals were generated using 2 PALs (Programmable Array Logic) and
then buffered to transform the TTL logic levels to CMOS levels that can be applied
directly to the clock input pins.
Refer to figure 6-7 which shows the clock generation circuit schematic. A master
clock from an HP pulse generator at approximately 33MHz was used. The first PAL
generates and cycles the 64 state numbers of the state machine designed. The second
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Figure 6-6: Bias current supply generation on analog test board
PAL decodes this state number giving rise to the appropriate clock signal transitions.
6.2.2 Bit-Stream Capture Scheme
A signal ACQ is also generated by the clock generation circuitry. Its main purpose is
to offer a clock edge to synchronize the sampling of the modulator bit stream output
modsout when mod5,,t reaches a valid state. The signal ACQ is in essence 02 shifted
by a quarter of a period such that ACQ has a positive transition at a quarter of a
period later than 02.This is shown in figure 6-9.
By design, the modulator bit-stream output mod5out is only valid when ¢ 2 is active.
When 02 is inactive, mod5out is not guaranteed to assume any meaningful value. The
scheme here aims at sampling mod5out such that the final value it assumes during
each active 02 is captured.
The sampling is performed using a Tektronix TDS420A digital oscilloscope. The
oscilloscope has an external clock input clkext such that sampling of its input channels
takes place when clkext has a high-to-low transition. The memory depth of each
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Figure 6-7: PAL connection for clock generation
channel is 120k data points. As a result, for a 1MHz master clock frequency the
frequency resolution is on the order of 10Hz using 1 single channel. By using a 4-bit
shift register clocked by ACQ, 4 times as many data points can also be collected.
After the data is captured in the oscilloscope memory, it is transferred to a text
file on a floppy disk. This data is then read into MATLAB and signal processing
is performed to calculate the power spectral density (PSD) and signal-to-noise ratio
similar to that described in section 6.1.2.
6.2.3 Capacitance-to-Voltage Conversion Circuitry
One of the difficulties with the prototype testing lies with obtaining a pair of variable
capacitors with known values. A compromise solution using two trimmer capacitors
was implemented as shown in figures 1-3 and 6-12. On the test board the bases of
a pair of glass trimmers were soldered onto a ground plane. The other ends were
soldered directly to the 2 input pins of the C-V front-end. The values of the trimmers
can then be set independently. However, the exact absolute values of the trimmers
CHAPTER 6. RESULTS
State 61162;63 0 1 2 14;15 16; 17
I II
PHI1= 1,
PHI2= 2
VPC1=VPA1
I I I I i
VPC2=VPA2 ,
29'30, 31'32133134 46
I
II
I I iI "
SI I
, I I
SI I
IIii
I i
II
SI
I
I
, | 1I I
I I l lI
5647,48;49 61 62:63 0 ! 1
SI I I I I I
I I I I I I
I I I II I I I I I
S II I I
I I I I II g I I I I
I I I I I I I
I I II I I I I
I I I I IIII
I II I I I I
I I I I I
SI I I I I
I I I I I I
I I I I I
I I I I
I I I I I II I I I
I I I
I I I g ISI !
I I
I !
SI 
I I I I l lI
Figure 6-8: Relative clock phases
Data Valid Data Valid
It~---~ It-----
42
ACQ
1 2 3 4
Figure 6-9: Acquisition clock (ACQ) relative to 0$2
are not known with accuracy.
Figure 6-10 shows the measured time-domain C-V front-end differential output
voltages. The trimmers were set to a fixed value. The waveforms shown are similar
to that obtained from HSPICE simulation.
By varying the settings on the trimmers, the differential C-V front-end output
voltages were measured. Figure 6-11 plots the relationship between the differential
output voltage magnitude and the trimmer settings. Here one trimmer was fixed while
the other was adjusted in quarter turn increments and decrements. These increments
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Figure 6-10: Measured transient voltage output from C-V front-end
corresponds to approximately increasing and decreasing the differential capacitance
by IpF. However the relationship between the turns and capacitances is not exact,
owning to the limitations of the mechanics of the trimmer. Consequently figure 6-11
serves only as a functionality demonstration rather than a calibration.
6.2.4 5th Order Modulator
Figures 6-13 show the PSD from the actual measured data from our prototype chip.
The input signal is a 2-V 500Hz differential sinusoid coming from an audio generator.
This signal appears as a spike in the PSD plots. In addition, the high frequency noise
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Figure 6-11: Plot
capacitor settings
of differential voltage output from C-V front-end against trimmer
shaping characteristics of the modulator is evident and comparable with simulation
results.
The low frequency portion of the spectrum shows a higher-than-expected noise
floor. It was found that part of the problem is due to the complementary clock gener-
ation. Please refer to figure 5-7 which shows the last integrator of the modulator, the
comparator, and the differential feedback scheme. Essentially the feedback capacitors
start to discharge onto the input nodes of the opamp once 02 goes high. However, the
clock signal 0 2, being generated on-chip through an inverter, has an inverter delay
of a few nano-seconds compared to 02. Hence the comparator may not yet resolve,
i.e., its outputs X and X can assume an intermediate voltage near the middle of
the supplies, thus setting off the wrong discharging of the feedback capacitors on the
rising clock edge of 0 2. This results in a rise in the 'noise floor' of the modulator as
1.5 2
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Figure 6-12: The test setup, showing an external probe feeding the clock signal ¢2
and the two trimmer capacitors
seen in figure 6-13.
This problem was fixed by laser-cutting two traces on the die itself, thus isolating
the inverter which drives the on-chip clock signal q2 from the external clock 02. The
clock signal 02 was then supplied via a probe through a probe pad on the chip. Thus,
this clock delay problem was largely eliminated. Figure 6-12 shows the probe which
feeds the external clock signal onto the die.
Figure 6-14 shows the modulator spectrum using the externally-driven ¢2 clock.
The fix was originally suggested by HSPICE simulations of the extracted layout and
the measured results confirmed the suggestion. The noise floor was lowered by ap-
proximately 40dB yielding a converter resolution of 10 bits.
A few reasons can account for the measured results. One of them is the switched-
capacitor T noise associated with the first integrator of the modulator, together with
the lack of a reset mechanism for the comparator implementation. However the main
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Figure 6-13: Measured modulator spectrum, with input being
500Hz, 2.OV peak-to-peak, 120k data points
sinusoidal signal at
reason lies with the design rule violation with the die layout.
The sampling and feedback capacitors of the first stage of the modulator were
sized to be 0.5pF. These were found to be too small from kT noise considerations.
The wide-band k noise associated with these capacitors is indistinguishable from
the input signal itself and hence a white noise floor results. Theoretical calculations
show that the total T noise contributed by these capacitors limits the modulator
signal-to-noise ratio to 100dB after decimation and digital low-pass filtering. In order
to achieve a resolution of 20-bit these capacitors should be sized as 8.2pF each such
that the total noise contribution from these capacitors is at 120dB below the input
signal level.
The design does not include a reset mechanism for the comparator. During the
sampling phase of the integrator, i.e. 01, the 5th integrator has its outputs connected
.
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Figure 6-14: Improved measured modulator spectrum, with input being sinusoidal
signal at 500Hz, 2.OV peak-to-peak, 120k data points
to the comparator inputs via CMOS pass gates. The idea is that the integrator can
setup voltages at the comparator inputs such that they are the same as the integrator
outputs. Being a differential design based on a pair of cross-coupled inverters, the
comparator has its inputs at one of the digital supply voltages at the beginning of 1.
The resulting differential charge causes comparator hysteresis such that decisions are
dependent on previous decisions, putting memory into the comparator. By numerical
simulations, this was found to alter the high frequency characteristics of the modulator
through the creation of unwanted system poles.
The main reason for the noise floor is the design rule violation of the CIF file
submitted to MOSIS for fabrication. The scripts to translate the design from CA-
DENCE to CIF introduced bugs in the layout design which were not caught until
recently. Hence certain metal lines are shorted together on the chip itself as the
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Figure 6-15: Signal-to-noise ratio plot for a 500Hz input signal, 120k data points
minimum clearance requirements are not met. Figure 6-15 shows the signal-to-noise
ratio (SNR) plot for one particular test chip. The SNR obtained for a particular
input signal varies from chip to chip because the extend to which the metal lines are
shorted together is different for different test chips. As a result, different noise floor
characteristics observed, and hence different SNR. For example, the SNR for the test
chip shown in figure 6-15 is 22.1dB for a 1V magnitude, 500Hz sinusoidal input signal
while that for another test chip is 44.9dB.
In summary, we have demonstrated the functionality of the two functional blocks,
the capacitance-to-voltage conversion circuitry and the sigma-delta modulator, of
our prototype chip. Further work has to be done to calibrate the C-V conversion
circuitry. The performance of the sigma-delta modulator, however, is limited by
design oversights and CIF file errors which will be addressed in the second-pass design.
Chapter 7
Conclusions
Throughout the course of any research, certain insights come to light that can sig-
nificantly affect the documented results. Ideally, all this knowledge is obtained early
enough so that the optimal theory may be developed and verified fully by the end
of the study. However, important ideas surface continually and built upon the other
ideas which has previously surfaced. No clear cutoff exists after which only testing
and documentation should take place. Thus, when a period of research has ended,
some realizations are fully solidified and others are just beginning to form. Any or
all of this information may be applicable to future research. Hence these realizations
are summarized and ideas for future research are presented in this chapter.
7.1 Conclusions
The implementation is a demonstration of the feasibility of constructing a capacitive
displacement measurement system using a custom integrated circuit based solution.
A main advantage over the current discrete implementations is the ability to locate
the sensor electronics in close proximity to the sense electrode such that the triaxial
CHAPTER 7. CONCLUSIONS
cable and its associated connections can be eliminated. The sensor chip converts
the capacitance caused by displacement changes to a digital representation of the
corresponding displacement. This digital output can then be captured for storage
and analysis.
One drawback of the switched-capacitor based implementation employed is that
the sense capacitance is charged such that the voltage across it is constant. It is more
desirable to alter the scheme such that a constant charge is stored every time it is
charge. A possible topology for achieving this is presented in section 7.2.2.
The prototype chip implemented is an important first step towards achieving
the targets laid out at the beginning of this thesis. We have demonstrated basic
functionality of the concept of integrating a switched-capacitor based sigma-delta
modulator with the capacitive-to-voltage conversion circuitry on the same die. It was
found that testing, characterization and calibration of our prototype chip was largely
limited by our ability to locate a good calibrated variable differential capacitor with
known precision.
7.2 Suggestions for Future Directions
There are two possible paths for further research. One is the modification of our cur-
rent prototype implementation to incorporate the capacitance-to-voltage conversion
circuitry into the sigma-delta modulator. Another one is a completely different ap-
proach which involves using an ac current as the excitation signal for the displacement
probe.
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7.2.1 Integration of C-V Circuit into Modulator Design
The highest performance system can be achieved if we can minimize the number of
potential noise sources. Here, by incorporation of the C-V circuitry into the modulator
design, i.e., using the probe capacitance as the input sampling capacitors in the
modulator, the C-V circuitry essentially becomes the first integrator stage of the
modulator, thus minimizing potential noise sources.
*la
CCi2a
Vref2 + -o
0 __ 0lb 0:2
Cprobeb2 Csb lb
Cil b 
- Ci2b
1la
Figure 7-1: Possible first integrator of new modulator design
Figure 7-1 shows the proposed implementation of the first integrator of the mod-
ulator. Opamp Al is an amplifier which has input common mode feedback while
A2 is one that has output common mode feedback. Opamp Al, together with the
associated capacitors Cila and Cilb, implements the cl coefficients of the modulator
as well as the capacitance-to-voltage conversion. Amplifier A2 acts as the integrator
that also eliminates the potential large common mode voltage at the outputs of am-
plifier A1. Clocking of the switches are arranged such that a direct replacement of
first integrator of the original modulator as shown in figure 5-2 is feasible, with the
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addition of appropriate feedback capacitors connected to the opamp inputs of opamp
Al to implement the bl coefficient.
Figure 7-1 also shows the use of two voltage references Vf1 and Vef2 instead
of a single reference as in figure 5-1. One possibility is to use this sensor chip in a
feedback configuration such that one of the references V,,fl is adjusted until the chip
output becomes zero. If such a condition is reached, the charges on Cprobe and Cprobe2
are matched. Now the voltage of Vrefl is inversely proportional to Cprobe and directly
proportional to the displacement of interest.
Ci2
S11 S12
Vin 41 Cs 2 Cil
Vout
2 01
Figure 7-2: Altering the integrator gain
To counter the effects of large unknown parasitic capacitances connected in parallel
with the sense capacitance on the optimal sizing for the integrating capacitors for the
first integrator, an array of same-size on-chip capacitors can be used to form the
feedback and integrating capacitors of the first integrator. Figure 7-2 shows a simple
single-ended switched-capacitor integrator illustrating this concept. Essentially an
extra capacitor Ci2 can be switched in or out, thus altering the desired signal transfer
function Volt of the integrator from - to C  If Ci2 is sized to be
V,. C,1 1-z
- 1  C,1+C,2 1-z- I
the same as Cil, closing of the switches S11 and S12 essentially maintains the same
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transfer function but halves the gain. Using this concept at the input stage of the
modulator, we can adjust the input range of the modulator and consequently be able
to counter the effects of having large unknown parasitic capacitors in parallel with
the sense capacitance without the pessimistic scaling of on-chip capacitors.
7.2.2 On-chip Constant Current Drive Circuitry
AC Current Capacitive Band-Pass
Oscillator Probe Sigma-Delta
Displacement Capacitance DSP for LPF,
Decimation &
Demodulation
Figure 7-3: Possible integrated circuit compatible constant current probe
A constant-current drive topology essentially tries to maintain the charge on the sense
capacitor constant such that the voltage developed across it is inversely proportional
to the capacitance to be measured. The topology proposed here, as shown in figure 7-
3, is to use an ac current generated by a log-domain based current oscillator [63, 64]
as the drive signal for the sense capacitance. The resulting ac voltage developed
across the sense capacitance is then buffered and converted by a band-pass sigma-
delta modulator to a digital representation. Demodulation is then used to obtain the
voltage that represents the capacitance to be measured and thus the corresponding
displacement.
The use of a current as the excitation signal to the capacitive displacement probe
is an advantage and also a challenge. One difficulty is the dc component coming from
the current oscillator, as it will charge up the sense capacitance. A possible solution
can be the use of a low-pass filter on the resulting voltage developed across the sense
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capacitance. This filtered voltage signal is then compared to the desired operating
point, for instance the analog ground voltage, and the difference is used to adjust
the biasing of the output stage of the current oscillator such that this difference is
minimized.
In short, we have demonstrated the feasibility of the integrated capacitive dis-
placement sensor concept using an integrated circuit approach. Further research and
investigation needs to be done in this promising area, especially regarding the inte-
gration of the capacitance-to-voltage conversion circuitry into the analog-to-digital
conversion circuitry, as well as the constant-current drive circuitry.
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